DESIGNING FOR LOW POWER
Power consumption is becoming an increasingly important variable when it comes to calculating OPEX and carbon footprint for telecom infrastructure projects. For example, on average, each fully loaded 3G cell site costs approximately $1600/yr US or $3200/yr in Europe. In addition to these costs, the level of consumption per cell site leads to an estimated 11 tons of carbon dioxide emissions per cell site per year.
For these operators, power equals cost. FPGAs are becoming one of the most important facets of basestation architectures, and so the spotlight has fallen on them to minimize power consumption.
Download this whitepaper to learn more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Components, Power, Switches
More resources from Lattice Semiconductor Corporation
POWER CONSIDERATIONS IN FPGA DESIGN
Power has always been a design consideration. Traditionally, though, a lower priority has been assigned to power than to most other variables (spee...
High-Speed SERDES Interfaces In High Value FPGAs
Lattice Semiconductor has introduced two low cost FPGA families with SERDES, the LatticeECP2M, introduced in 2007, and the most recent family, the ...
GEN2 Serial RapidIO AND LOW COST, LOW POWER FPGAS
As bandwidth requirements for applications such as wireless, wireline and medical/imaging processing continue to grow designers depend on the tools...